ELSEVIER

Journal of Systems Architecture 47 (2002) 1129–1132

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

Author index to volume 47 (2001)

Ahluwalia, M. and L. Bull, Coevolving functions in genetic programming 573–585
Alia, G. and E. Martinelli, Fast modular exponentiation of large numbers with large exponents 1079–1088
Al-Sadi, J., K. Day and M. Ould-Khaoua, Unsafety vectors: a new fault-tolerant routing for the binary n-cube 783–793
Auvergne, D., see Azémard, N. 375–382
Aylor, J.H., see Klenke, R.H. 87–101
Azémard, N. and D. Auvergne, POPS: A tool for delay/power performance optimization 375–382

Bagherzadeh, N., see Maestre, R. 277–292
Bandyopadhyay, R., U.K. Chakraborty and D. Patranabis, Autotuning a PID controller: A fuzzy-genetic approach 663–673
Baraza, J.C., J. Gracia, D. Gil and P.J. Gil, A prototype of a VHDL-based fault injection tool: description and application 847–867
Benkahla, O.-E., Host-diagnosis algorithms for parallel systems 675–695
Bezerianos, A., see Papadimitriou, S. 61–72
Biasoli, G., F. Ferrandi, A. Fin, F. Fummi and D. Sciuto, Behavioral test generation for the selection of BIST logic 821–829
Bi, Q., see Yu, H. 635–647
Birbas, A.N., see Tsasakou, S.K. 1–13
Bondavalli, A., S. Chiaradonna, F. Di Giandomenico and J. Xu, An adaptive approach to achieving hardware and software fault tolerance in a distributed computing environment 763–781
Bountis, T., see Papadimitriou, S. 61–72
Bull, L., see Ahluwalia, M. 573–585

Cabodi, G., P. Camurati and S. Quer, Reachability analysis of large circuits using disjunctive partitioning and partial iterative squaring 163–179
Camurati, P., see Cabodi, G. 163–179
Chakraborty, U.K., see Bandyopadhyay, R. 663–673
Chakraborty, U.K., Special issue on Evolutionary computing 555–555
Chattopadhyay, S., see Dasgupta, P. 383–404
Chen, T.-S., see Wang, N.-C. 999–1015
Chen, Y.-S., T.-Y. Juang and Y.-Y. Shen, Congestion-free embedding of $2(n-k)$ spanning trees in an arrangement graph 73–86
Chi, C.-J., see Yu, H. 635–647
Chi, T.-H., see Lin, J.-C. 543–548
Chiaradonna, S., see Bondavalli, A. 763–781
Cho, D.-Y., see Zhang, B.-T. 587–599
Chu, C.-P., see Wang, N.-C. 999–1015
Chung, I.S., see Lee, W.K. 427–443
Chung, Y.D., see Lee, J.Y. 445–458
Ciesielski, M.J., see Kalla, P. 491–503

Dasgupta, P., S. Chattopadhyay and I. Sengupta, Theory and application of non-group cellular automata for message authentication 383–404
Day, K., see Al-Sadi, J. 783–793
DeMara, R.F., see Smith, S.C. 977–998
Di Giandomenico, F., see Bondavalli, A. 763–781
Dill, K.M. and M.A. Perkowski, Baldwinian learning utilizing genetic and heuristic algorithms for logic synthesis and minimization of incompletely specified data with Generalized Reed–Muller (AND–EXOR) forms 477–489
Dungan, W.W., see Klenke, R.H. 87–101
Dunne, P.E., P.H. Leng and G.F. Nwana, Demand-driven logic simulation using a network of loosely coupled processors 1117–1128
Dutt, N., see Khare, A. 263–275

Egan, C., see Steven, F.L. 727–745
El-Kharashi, M.W., F. Elguibaly and K.F. Li, A robust stack folding approach for Java processors: an operand extraction-based algorithm 697–726
Elguibaly, F., see El-Kharashi, M.W. 697–726
Eom, S., see Kim, J.-H. 923–936
Ernst, R., see Wolf, F. 339–356
Ezhilchelvan, P., see Romanovsky, A. 193–196

Ferguson, D., see Smith, S.C. 977–998
Fernandez, M., see Maestre, R. 277–292

1383-7621/02/$ - see front matter © 2002 Elsevier Science B.V. All rights reserved.
PII: S1383-7621(02)00107-8

Ferrandi, F., see Biasoli, G. 821–829
Fin, A., see Biasoli, G. 821–829
Finkelstein, E. and S. Weiss, A PCI bus simulation framework and some simulation results on PCI standard 2.1 latency limitations 807–819
Forsell, M.J., Architectural differences of efficient sequential and parallel computers 1017–1041
Fummi, F., see Biasoli, G. 821–829

Ghosh, S., Fundamental principles of modeling timing in hardware description languages 405–426
Gil, D., see Baraza, J.C. 847–867
Gil, P.J., see Baraza, J.C. 847–867
Gracia, J., see Baraza, J.C. 847–867
Grun, P., see Khare, A. 263–275
Grygiel, S. and M. Perkowski, Labeled rough partitions – a new general purpose representation for multiple-valued functions and relations 29–59
Guo, S. and W. Luk, An integrated system for developing regular array designs 315–337
Guo, Y.-Y., see Ko, S.-B. 831–846

Hagedorn, M., see Smith, S.C. 977–998
Halambi, A., see Khare, A. 263–275
Hall, D.V., see Lee, C.H. 119–135
Hämäläinen, T., see Kuusilinna, K. 1089–1115
Hanuliak, I., Buffer management control in data transport network node 529–541
Hao, Y., see Jiang, X. 869–881
Harwood, A. and H. Shen, Using fundamental electrical theory for varying time quantum uni-processor scheduling 181–192
He, J. and X. Yu, Conditions for the convergence of evolutionary algorithms 601–612
Hemani, A., see Öberg, J. 225–240
Hermida, R., see Maestre, R. 277–292
Hermida, R., see Peñalba, O. 959–975
Horiguchi, S., see Jiang, X. 869–881
Huang, J.-H., see Huang, T.-C. 505–515
Huang, T.-C., L.-C. Shiu and J.-H. Huang, Efficient local memory sequence generation for data parallel programs using permutations 505–515

Jantsch, A., see Öberg, J. 225–240
Jeong, S.-W., see Lee, J.-H. 1065–1078
Jiang, X., Y. Hao and S. Horiguchi, A new approach for critical area estimation in VLSI 869–881
Joo, B.-G., see Kim, J.-H. 923–936
Jóźwiak, L., Modern methods and tools in digital system design 197–200
Jóźwiak, L., see Perkowski, M.A. 15–28
Jóźwiak, L., Quality-driven design in the system-on-a-chip era: Why and how? 201–224
Jóźwiak, L., see Rawski, M. 137–155
Juang, T.-Y., see Chen, Y.-S. 73–86
Jun, D.S., see Lee, C.H. 119–135

Kalla, P., Z. Zeng and M.J. Ciesielski, Strategies for solving the Boolean satisfiability problem using binary decision diagrams 491–503
Kamiura, N., T. Kodera and N. Matsui, A fault tolerant multistage interconnection network with partly duplicated switches 901–916
Keh, H.-C., see Lin, J.-C. 543–548
Khare, A., A. Halambi, N. Savoiu, P. Grun, N. Dutt and A. Nicolau, V-SAT: A visual specification and analysis tool for system-on-chip exploration 263–275
Khatri, A. and D.C. Rine, Validation of Patient Headache Care Education System (PHCES) using a software reuse reference model 157–162
Kim, J.-H., S. Eom, S.H. Noh, Y.-H. Won and B.-G. Joo, Studies on striping and buffer caching issues for the software RAID file system 923–936
Kim, M.H., see Lee, J.Y. 445–458
Kim, S.-D., see Lee, J.-H. 1065–1078
Klenke, R.H., J.H. Aylor, M. Meyassed and W.W. Dungan, Interfaces for mixed-level simulation with sequential elements 87–101
Kodera, T., see Kamiura, N. 901–916
Ko, S.-B., Y.-Y. Guo and J.-C. Lo, Studies of the SEMATECH IDDq test data 831–846
Koshizen, T., The architecture of a Gaussian mixture Bayes (GMB) robot position estimation system 103–117
Kountouris, A.A., C. Wolinski and J.-C. Le Lann, High-level synthesis using hierarchical conditional dependency graphs in the CODESIS system 293–313
Koziotis, M.V., see Tsasakou, S.K. 1–13
Kuchcinski, K., Constraints-driven design space exploration for distributed embedded systems 241–261
Kurdahi, F., see Maestre, R. 277–292
Kuusilinna, K., J. Tanskanen, T. Hämäläinen and J. Niittylahti, Configurable parallel memory architecture for multimedia computers 1089–1115
Kwon, Y.R., see Lee, W.K. 427–443

Lai, F., see Naroska, E. 517–528
Lee, C.H., D.V. Hall, M.A. Perkowski and D.S. Jun, Self-repairable GALs 119–135
Lee, J.-H., S.-W. Jeong, S.-D. Kim and C. Weems, A banked-promotion translation lookaside buffer system 1065–1078
Lee, J.Y., Y.D. Chung, Y.J. Lee and M.H. Kim, Gray code clustering of wireless data for partial match queries 445–458
Lee, W.K., I.S. Chung, G.S. Yoon and Y.R. Kwon, Specification-based program slicing and its applications 427–443
Lee, Y.J., see Lee, J.Y. 445–458
Le Lann, J.-C., see Kountouris, A.A. 293–313

Leng, P.H., see Dunne, P.E. 1117–1128
Li, K.F., see El-Kharashi, M.W. 697–726
Lin, J.-C., T.-H. Chi, H.-C. Keh and A.-H.A. Liou, Embedding of complete binary tree with 2-expansion in a faulty Flexible Hypercube 543–548
Liou, A.-H.A., see Lin, J.-C. 543–548
Lo, J.-C., see Ko, S.-B. 831–846
Lombardi, F., see Park, N. 883–900
Loucif, S. and M. Ould-Khaoua, On the merits of hypermeshes and tori with adaptive routing 795–806
Luk, W., see Guo, S. 315–337
Lutz, R., Evolving good hierarchical decompositions of complex systems 613–634
Łuba, T., see Rawski, M. 137–155

Maestre, R., F. Kurdahi, M. Fernandez, R. Hermida, N. Bagherzadeh and H. Singh, Kernel scheduling techniques for efficient solution space exploration in reconfigurable computing 277–292
Maniadakis, M., see Surmann, H. 649–662
Martinelli, E., see Alia, G. 1079–1088
Matsui, N., see Kamiura, N. 901–916
Mendías, J.M., see Peñalba, O. 959–975
Meyassed, M., see Klenke, R.H. 87–101
Meyer, F., see Park, N. 883–900
Min, G. and M. Ould-Khaoua, Modelling adaptive routing in circuit switched networks 747–757
Moreno, R.A., see Piñuel, L. 459–475

Naroska, E., F. Lai, R.-J. Shang and U. Schwiegelshohn, Efficient parallel timing simulation of synchronous models on networks of workstations 517–528
Nicolau, A., see Khare, A. 263–275
Niittylahti, J., see Kuusilinna, K. 1089–1115
Noh, S.H., see Kim, J.-H. 923–936
Nwana, G.F., see Dunne, P.E. 1117–1128

O'Nils, M., see Öberg, J. 225–240
Ono, K., see Tanev, I. 557–572
Ould-Khaoua, M., see Al-Sadi, J. 783–793
Ould-Khaoua, M., see Loucif, S. 795–806
Ould-Khaoua, M., see Min, G. 747–757
Öberg, J., M. O'Nils, A. Jantsch, A. Postula and A. Hemani, Grammar-based design of embedded systems 225–240

Palopoli, L., L. Pontieri, G. Terracina and D. Ursino, A novel three-level architecture for large data warehouses 937–958
Papadimitriou, S., A. Bezerianos, T. Bountis and G. Pavlides, Secure communication protocols with discrete nonlinear chaotic maps 61–72
Papadopoulos, D.G., see Tsasakou, S.K. 1–13
Park, N., F. Meyer and F. Lombardi, Quality-effective repair of multichip module systems 883–900
Patranabis, D., see Bandyopadhyay, R. 663–673
Pavlides, G., see Papadimitriou, S. 61–72
Peñalba, O., J.M. Mendías and R. Hermida, A global approach to improve conditional hardware reuse in high-level synthesis 959–975
Perkowski, M.A., L. Jóźwiak and W. Zhao, Symbolic two-dimensional minimization of strongly unspecified finite state machines 15–28
Perkowski, M., see Grygiel, S. 29–59
Perkowski, M.A., see Dill, K.M. 477–489
Perkowski, M.A., see Lee, C.H. 119–135
Piñuel, L., R.A. Moreno and F. Tirado, Analysing value substitution and confidence estimation for value prediction 459–475
Pomeranz, I. and S.M. Reddy, Design-for-testability to achieve complete coverage of delay faults in standard full scan circuits 357–373
Pontieri, L., see Palopoli, L. 937–958
Postula, A., see Öberg, J. 225–240
Potter, R.D., see Steven, F.L. 727–745

Quer, S., see Cabodi, G. 163–179

Rawski, M., L. Jóźwiak and T. Łuba, Functional decomposition with an efficient input support selection for sub-functions based on information relationship measures 137–155
Reddy, S.M., see Pomeranz, I. 357–373
Rine, D.C., see Khatri, A. 157–162
Romanovsky, A. and P. Ezhilchelvan, Conversations with fixed and potential participants 193–196

Savoiu, N., see Khare, A. 263–275
Schwiegelshohn, U., see Naroska, E. 517–528
Sciuto, D., see Biasoli, G. 821–829
Sengupta, I., see Dasgupta, P. 383–404
Shang, R.-J., see Naroska, E. 517–528
Shen, H., see Harwood, A. 181–192
Shen, Y.-Y., see Chen, Y.-S. 73–86
Shiu, L.-C., see Huang, T.-C. 505–515
Singh, H., see Maestre, R. 277–292
Sklyarov, V., Reconfigurable models of finite state machines and their implementation in FPGAs 1043–1064
Smith, S.C., R.F. DeMara, J.S. Yuan, M. Hagedorn and D. Ferguson, NULL convention multiply and accumulate unit with conditional rounding, scaling, and saturation 977–998
Srikanthan, T., see Vijayan Asari, K. 759–761
Steven, F.L., C. Egan, R.D. Potter and G.B. Steven, Adding static data dependence collapsing to a high-performance instruction scheduler 727–745
Steven, G.B., see Steven, F.L. 727–745
Su, T., see Yu, H. 635–647

Surmann, H. and M. Maniadakis, Learning feed-forward and recurrent fuzzy systems: A genetic approach 649–662

Tanev, I., T. Uozumi and K. Ono, Scalable architecture for parallel distributed implementation of genetic programming on network of workstations 557–572
Tanskanen, J., see Kuusilinna, K. 1089–1115
Terracina, G., see Palopoli, L. 937–958
Tirado, F., see Piñuel, L. 459–475
Tripathi, A.K., see Vidyarthi, D.P. 549–554
Tsasakou, S.K., N.S. Voros, A.N. Birbas, M.V. Koziotis and D.G. Papadopoulos, High-level co-simulation based on the extension of processor simulators 1–13

Uozumi, T., see Tanev, I. 557–572
Ursino, D., see Palopoli, L. 937–958

Vidyarthi, D.P. and A.K. Tripathi, Maximizing reliability of distributed computing system with task allocation using simple genetic algorithm 549–554
Vijayan Asari, K. and T. Srikanthan, Segmenting endoscopic images using adaptive progressive thresholding: a hardware perspective 759–761
Voros, N.S., see Tsasakou, S.K. 1–13

Wang, N.-C., T.-S. Chen and C.-P. Chu, Dual-tree-based multicasting on wormhole-routed irregular switch-based networks 999–1015
Weems, C., see Lee, J.-H. 1065–1078
Weiss, S., see Finkelstein, E. 807–819
Wolf, F. and R. Ernst, Execution cost interval refinement in static software analysis 339–356
Wolinski, C., see Kountouris, A.A. 293–313
Won, Y.-H., see Kim, J.-H. 923–936

Xu, J., see Bondavalli, A. 763–781

Yoon, G.S., see Lee, W.K. 427–443
Yu, H., C.-J. Chi, T. Su and Q. Bi, Hybrid evolutionary motion planning using follow boundary repair for mobile robots 635–647
Yu, X., see He, J. 601–612
Yuan, J.S., see Smith, S.C. 977–998

Zeng, Z., see Kalla, P. 491–503
Zhang, B.-T. and D.-Y. Cho, System identification using evolutionary Markov chain Monte Carlo 587–599
Zhang, Y.-Q., Folded-crossed hypercube: a complete interconnection network 917–922
Zhao, W., see Perkowski, M.A. 15–28

ELSEVIER

Journal of Systems Architecture 47 (2002) 1133–1135

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

Subject index to volume 47 (2001)

Adaptive architectures 763
Adaptive progressive thresholding 759
Adaptive routing 795
ADF 573
ADLIB–SABLE 405
Algorithms 29
Analysis 263
AND–EXOR forms 477
Application partitioning 277
Arrangement graph 73
Array multiplication 977
Asynchronous circuit design 977
Authentication 61
Autotuner 663

Baldwinian learning 477
Baseline network 901
BDDs 163
Behavioral models 87
Behavioral test generation 821
BIST 821
Block compression/decompression 505
Block-cyclic distribution 505
Boolean satisfiability 491
Booth's algorithm 977
Buffer management 529

Caching 923
CAD tools 315
Chaos 61
Chaotic synchronization 61
Circuit partitioning and decomposition 163
Circuit simulation 1117
Classification 573
Clustering 923
Co-design 1
Complete binary tree 543
Complexity 613
Computer architecture 807, 917, 1017
Computer buses 807
Conditional resource sharing 959
Conditional sharing 293
Confidence estimation 459
Constraint logic programming 241
Control speculation 459
Control system design 663
Convergence 601
Convergence rate 601
Co-simulation 1
Critical area 869
Cryptosystems 1079
Cycle based simulation 517

Data broadcasting 445
Data clustering 445
Data-parallel programming 505
Data structures 29
Data transport network 529
Data warehouses 937
Dead-beat control 663
Deadlock-free 999
Defect 869
Defect level 883
Delay faults 357
Delay-power trade-off 375
Demand-driven simulation 1117
Density estimation and Bayes rule 103
Dependability analysis 763
Dependence collapsing 727
Design automation 339
Design decision making 201
Design estimation and validation 201
Design-for-testability 357
Design methodology 119
Design modeling 201
Design reuse 201
Design space exploration 201, 241, 263
Destination routing 901
Device driver synthesis 225
Digital systems 405
Distributed algorithms 1117
Distributed component object model 557
Distributed computer network 529
Distributed computing system 549
Distributed systems 241
Duplicated switching elements 901
Dynamic processes 649

1383-7621/02/$ - see front matter © 2002 Elsevier Science B.V. All rights reserved.
PII: S1383-7621(02)00108-X

EDF 573
Electric circuit analysis 181
Embedded system design 339
Embedded systems 225, 241
Embedding 73, 543
Encryption 61
Endoscopic images 759
Entropy of fuzzy rule 649
Error syndrome 847
Evaluation of efficiency 763
Events 405
Evolutionary algorithm 613
Evolutionary algorithms 601
Evolutionary motion planning 635

Fault injection tool 847
Fault modelling 847
Fault tolerance 901
Fault-tolerant routing 783
Fault-tolerant systems (FTSs) 847
Feature selection/extraction 573
Finite state machines 15, 29
Flexible Hypercube 543
Following boundary repair 635
Formal transformations 959
FPGA 1043
FPGAs 137, 315
FTS validation 847
Full-scan circuits 357
Functional decomposition 137
Fuzzy logic 663
Fuzzy logic controller 649

Gate selection 375
Gate-level pipelining 977
Generic Array Logic (GAL) devices 119
Genetic algorithm 549, 649, 663
Genetic algorithms 477
Genetic programming 557
Grammar-based design 225
Graph 795
Gray codes 445

Hardware and software fault tolerance 763
Hardware systems 405
Hardware template 1043
HDLs 405
Hierarchical decomposition 613
Hierarchical programs 573
Hierarchical specification 1043
High security 119
High-level synthesis 293, 959
Hypercube 543, 783
Hypercubes 917
Hypergraph 795

IDDq testing 831
Incompletely specified generalized Reed–Muller forms 477
Information relationship measures 137
Input support selection 137
Instruction scheduling 727
Interconnection network 73
Interconnection networks 747, 783, 917
Interfaces 87
Interlock collapsing 727
Interscheme property derivation 937
Invalidation model 675
I/O systems 807
Island model of parallelism 557

Java 697
Java bytecode folding 697
Java performance 697
Java processors 697
Java virtual machine 697

Kendall classification 529
Knn 573

Large numbers 1079
Lazy evaluation 1117
Link fault 901
Local memory access sequence 505
Local sizing 375
Logic architecture 1079
Logic synthesis 137
Logic synthesis and minimization 477
Low power 1065

Machine learning 29, 649
Markov chain 587, 601
Markov chains 747
Median filters 315
Medical information systems 157
Memory architecture 1089
Memory hierarchy 1065
Memory management 1065
Message latency 747, 795
Minimization 15
Minimum description length principle 613
Mobile computing 445
Modeling 1, 405
Modified Baugh–Wooley algorithm 977
Modular arithmetic 1079
Modular exponentiation 1079
Modular robot position estimation system 103
Monte Carlo 587
Motion estimation 1089
Multicast 999
Multichip module 883
Multicomputer networks 795
Multicomputers 747, 783
Multimedia 1089
Multiple-valued relations 29
Multiply and accumulate unit 977

Multistage interconnection network 901
Mutual exclusiveness 293

Network of workstations 517, 557
Nonlinearity 61
NULL convention logic 977

Object design models 157
Off-line diagnosis 675
Overflow probability 529

Parallel access 1089
Parallel computation 1017
Parallel memory 1089
Parallel processing 73
Parallel systems 675
Parallel timing simulation 517
Partial match query 445
Path classification 375
Patient decision 157
PCI 807
Performance analysis 795
Performance evaluation 783, 1065
Performance models 87
Performance optimization 375
Peripherals 807
Permutation 505
PID control 663
Pipeline organization 1017
Priority assigned to the paths 901
Processor architecture 1017
Program slicing 427

Quality assurance 883
Quality-driven design 201
Queue overflow 529
Queuing network 675
Queuing theory system 529

Reachability analysis 163
Real-time systems 339
Reconfigurable computing 277
Reconfigurable FSM 1043
Recurrent fuzzy systems 649
Refinement 87
Regular array designs 315
Reliability 549
Repair 883
Residue number systems 1079
Response time analysis 763
Restructuring 427
Routing algorithms 917
Ruby 315

Safety 119
Safety vectors 783
Scheduling 293
Scheme abstraction 937
Scheme integration 937
Second order current signature 831
Seed selection 821
Segmentation 759
SEMATECH data 831
Semi-automatic and semantic methodologies 937
Sequential computation 1017
Simulation 405
Single sensor and multiple sensors 103
Software components 61
Software design 613
Software engineering 427
Software model 1043
Software RAID 923
Software reuse 427
Software timing analysis 339
Spanning tree 73
Speciation 573
Specification language 263
Speculative execution 293
Stack processors 697
Striping 923
Superscalar processor design 727
Switch-based networks 999
Switching element fault 901
Symbolic techniques 163
System identification 587
System-diagnosis 675
System-level 277
System-on-a-chip 201
System-on-chip architecture 263

Task allocation 549
Task scheduling 181, 277
Telecommunication systems 1
Throughput 901
Timing 405
Translation lookaside buffer 1065

Unate and binate functions 491
Uni-processor 181

Value prediction 459
Verilog 405
VHDL 405
VHDL-based fault injection 847
Virtual channels 747, 999
Virtual prototyping 1, 225
VLSI 869
VLSI systems 405

Wireless data 445
Wormhole routing 999

Yield 883
Yield modeling 869